

e-ISSN: 2319-8753 | p-ISSN: 2347-6710

EDIA

International Journal of Innovative Research in SCIENCE | ENGINEERING | TECHNOLOGY

INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY

Volume 10, Issue 12, December 2021

INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.569

9940 572 462

6381 907 438

 \bigcirc



e-ISSN: 2319-8753, p-ISSN: 2347-6710 www.ijirset.com | Impact Factor: 7.569



|| Volume 10, Issue 12, December 2021 ||

DOI:10.15680/IJIRSET.2021.1012129

A 22nm CMOS Implementation of Class AB Bulk Driven OTA Method at 0.2V

D. Madhava Rao¹, Dr. M. Sailaja²

PG Scholar, Department of Electronics and Communication Engineering, University College of Engineering,

Kakinada, India¹

Professor, Department of Electronics and Communication Engineering, University College of Engineering,

Kakinada, India²

ABSTRACT: The power consumption has become a main issue in low voltage (LV) low power (LP) integrated design.By using bulk driven OTA(Operational Trans-conductance Amplifier), it eliminatesThreshold Voltage Vth, and also it offers small amount ofPower usage.In the Miller Zero compensation technique of multipath method will required low voltage driven with a combination of non-tailed differential bulk driven.In the proposed OTA architecture was developed at 22nm CMOS technology using 0.2V at 100 KHz frequency, finally this work as developed in Tanner EDA tool, and proved the area, delay and power consumption are less.

KEYWORDS - Low voltage, Low power, OTA, Tanner EDA.

I.INTRODUCTION

An operational trans-conductance amplifier (OTA) is used to convert an input voltage to an output current. They are primarily voltage-to-current amplifiers. OTAs represent a voltage-controlled current source (VCCS). Their transconductance parameter is controlled by an external, amplifier-bias current and expressed in term of input voltage. Because an OTA's output impedance is high.

voltage-controlled current sources (VCCS), OTAs represent an ideal transistor due to variation of current with temperature. It holds the transconductance, however, OTAs remain relatively constant with temperature. Like a transistor, an OTA has three terminals:

- a high-impedance input or base
- a low-impedance input/output or emitter
- collector

Applications of OTA

OTAs are widely used in Radio Frequency (RF), intermediate frequency (IR), and high-performance video applications. When used as electronic building blocks, OTAs also be used as automatic gain control (AGC) amplifiers, fast control loop amplifiers, and control amplifiers for capacitive sensors and active filters, light emitting diode (LED) driver circuits for fiber optic transmissions, integrators for fast pulses, and as current-controlled oscillators. Additional applications for OTAs include timers, multiplexers, sample-and-hold circuits, video and broadcast equipment, high-speed data acquisition devices, and communications equipment.

Class AB amplifier

Class AB is the combination of both class A and class B. It gives high efficiency output of class B configuration along with the low distortion of class A. Theamplifier which gives an output which follows the corresponding input signal. It is sufficient to large load is connected. In the class AB amplifier, each of the transistor will conduct between 180 and 360 degrees of the time depending on the amount of current output and pre-biasing.

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|



|| Volume 10, Issue 12, December 2021 ||

DOI:10.15680/IJIRSET.2021.1012129

II.EXISTING SYSTEM

There has been an increase in the plan of ultralow-voltage (ULV) and ultralow-power (ULP) analogue circuits. This new trend is mainly provided by the increasing in demand for power-efficient solutions. That are utilized in medical implantable or wearable gadgets, remote sensor hubs, and different applications. Low stockpileVoltageVdd that allows decreasing the dissipated power of both, analogue and digital portion [1]. The operational transconductance amplifier (OTA) is most widely used analogue building blocks in CMOS circuits [8].

The bulk of the conventional gate-driven (GD) MOS differential pair can also be used as a control terminal to lower the threshold voltage [3]. It provides common-mode control, ultimately removing the need of tail current generator, and increasing the ICMR. Moreover, the forward bulk biasing increases the intrinsic voltage gain of short-channel MOS transistors in the ULV environments shown [11].

A new solution for deep sub-0.5-V OTA is described [7]. The Bulk driven non tailed differential stage with the multipath Miller zero cancellation compensation (MMZCC) technique, a simple class AB power-efficient ULV structure has been obtained with rail-to rail ICMR [9]. The resulting structure of OTA:

- compact, simple in design
- For achieving better power efficiency do not usage of auxiliary circuits (like replica bias).

DISADVANTAGES

- low trans conductance
- lower voltage gain
- larger input noise and offset

III.PROPOSED SYSTEM

In the proposed system, Bulk Driven method is used. As the power supply voltagesVdd are decrease, threshold voltage does not reduce in same proportion. This is the major problem in analogue design, where transistorsare in saturation region usually preferred to results higher transconductances, lower noise and overall better performance. Operating the MOS through the bulk-terminal allows the planfor extremely low-supply voltage circuits. Thebody-driven MOSFET is very close to junction-field -effect-transistor (JFET). The signal is given to the body and the source and current passes from the source to drain is regulated by the reverse bias applied on the bulk. The gate-source voltage of the MOS is fixed and is set to turn the MOSFET on. The features of Bulk-driven transistors are:

- Low-voltage low-power utilization of the circuits.
- Simple in design and acceptable characteristics.

By achieving Low voltage conditions, several techniques are:




Figure 1: CMOS Schematic of the proposed OTA

• **Complementary input stage**: This is the traditional approach to implement a rail-to-rail input stage is obtained by connecting in parallel a p-channel and n-channel differential pair. It requires additional circuits which run the transistor bias currents to gives a stable transconductance. This technique is not preferable for extremely lower supply voltages.

よう は IJIRSET | e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 12, December 2021

DOI:10.15680/IJIRSET.2021.1012129

- **Dynamic level shifter:** This technique used to approach to obtain a min-max input stage level shifters require large on-chip area.
- **Bulk driven:** Input signal is applied to bulk of the information gadget while the gate is biased to create a conducting channel between the source and drain the input devices operate in conducting region even for rail-to-rail input normal mode range. This approach eliminates Vth requirement in the input signal path. Hence it is preferable for ultra-low supply voltages.

A bulk driven $M_{1A,B}$ - $M_{3A,B}$ used as input stage of proposed OTA. Differential inputs vin+ and vin- are applied across the bulk terminal of M_{1A} and M_{1B} PMOS transistors M_{2A} and M_{2B} are arranged in cross coupled manner, which helps the improvement of gain. Bias current source I_B is arranged to generate V_B bias voltage. Output stage comprises of M_5 - M_8 transistors. Both M_5 - M_6 are common source transistors enhances transconductance of output stage. It also helps to work on the stability of OTA for enormous capacitive loads. Drain current of M_3 is mirrored to the output through the current mirrors M_3 - M_7 and M_5 - M_6 , thus increasing the current sourced to the load. To obtain class AB operation at output stage, the differential response is given to M_8 . M_8 transistor which provides the sinking current ability.

Using Tanner EDA tool,OTA architecture was developed at 22nm CMOS technology using 0.2V at 100 KHz frequency. It gives better performance and requires less area, power consumption.




Figure 2: Schematic of Bulk Driven OTA

ADVANTAGES

- Less power consumption
- Less area
- High gain
- Less delay

IV.TRANSIENT ANALYSIS




Figure3:Transient analysis

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

Å 📬 🐝	
IJIRSET	

| e-ISSN: 2319-8753, p-ISSN: 2347-6710| <u>www.ijirset.com</u> | Impact Factor: 7.569|

Volume 10, Issue 12, December 2021

DOI:10.15680/IJIRSET.2021.1012129




Figure 4: Power consumption output

Comparison:

	Existing (180nm)	Proposed(22nm)
MOSFETs	13	13
Area(um)	2.340	0.286
Input Voltage (V)	0.3	0.2
Average Power Consumption (pW)	4.588	2.825
Delay(us)	83.03	8.76

 Table 1: Comparison Table

V.CONCLUSION

In this paper, an operational transconductance amplifier (OTA) and bulk driven technique are discussed. As the supply voltages are decrease, threshold voltage does not reduce in the same proportion. This is the major problem in analogue design. By using Bulk driven method that eliminates threshold voltage requirement in input signal, this is preferable for ultra-low supply voltages.

Operating the MOS through the bulk-terminal allows the plan of extremely low-supply voltage circuits. By using Bulk Driven technique that gives better performance and its gain is more. Also, overall Area, delay and power consumption are also improved.

International Journal of Innovative Research in Science, Engineering and Technology (IJIRSET)

e-ISSN: 2319-8753, p-ISSN: 2347-6710 www.ijirset.com | Impact Factor: 7.569



Volume 10, Issue 12, December 2021

DOI:10.15680/IJIRSET.2021.1012129

REFERENCES

[1] Tomasz Kulej, Fabian Khateb," A Compact 0.3-V Class AB Bulk-Driven OTA", IEEE Transactions on Very Large-Scale Integration (VLSI) systems, Aug. 2019.

[2] B. J. Blalock, P. E. Allen, and G. A. Rincon-Mora, "Designing 1-V op amps using standard digital CMOS technology," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 7, pp. 769–780, Jul. 1998.

[3] K. Lassanen, E. Raisanen-Ruotsalainen, and J. A. Kostamovaara, "A 1-V 5 µW CMOS-opamp with bulk-driven input transistors," in Proc. MWSCAS, vol. 3, 2000, pp. 1038–1041.

[4] T. Lehmann and M. Cassia, "1-V power supply CMOS cascode amplifier," IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082–1086, Jul. 2001.

[5] T. Stockstad and H. Yoshizawa, "A 0.9V and 0.5µA rail-to-rail CMOS operational amplifier," IEEE J. Solid State Circuits, vol. 37, no. 3, pp. 286–292, Mar. 2002.

[6] Y. Libin, M. Steyaert, and W. Sansen, "A O.S-V, 8-µW, CMOS OTA with 50-dB gain and 1.2-MHz GBW in 18-pF load," in Proc. Eur. Solid-state Circuits. Conf., 2003, pp. 297–300.

[7] S. Chatterjee, Y. Tsividis, and P. Kinget, "0.5V analogue circuit techniques and Their Applications in OTA and Filter Design," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2373–2387, Dec. 2005.

[8] J. M. Carrillo, G. Torelli, R. Pérez-Aloe, and J. F. Duque-Carrillo, "1-V rail-to-rail CMOS OpAmp with improved in bulk-driven input stage," IEEE J. Solid State Circuits, vol. 42, no. 3, pp. 508–517, Mar. 2007.

[9] L. H. C. Ferreira, T. C. Pimenta, and R. L. Moreno, "An ultra-low voltage ultra-low Power CMOS miller OTA with rail-to-rail input/output swing," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 10, pp. 843–847, Oct. 2007.

[10] L. Zuo and S. K. Islam, "Low-voltage bulk-driven operational amplifier with improved transconductance," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 8, pp. 2084–2091, Aug. 2013.

[11] L. H. C. Ferreira and S. R. Sonkusale, "A 60-dB Gain OTA operating at 0.25V Power Supply in 130nm Digital CMOS process," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 61, no. 6, pp. 1609–1617, Jun. 2014.





Impact Factor: 7.569





INTERNATIONAL JOURNAL OF INNOVATIVE RESEARCH

IN SCIENCE | ENGINEERING | TECHNOLOGY





www.ijirset.com